

Appl. No. 09/928,914  
Amdt. Dated 02/09/2004  
Reply to Office Action of October 7, 2003

**Amendments to the Claims:**

This listing of claims will replace all prior versions, and listings, of claims in the application:

**Listing of Claims:**

1. (Currently Amended) A method of fabricating a polysilicon emitter in a semiconductor transistor having an emitter window exposing a base region, the method comprising:  
forming a first polysilicon layer within the emitter window ~~on at least the base region;~~  
forming an interfacial oxide layer in an upper portion of the first polysilicon layer; and  
forming a second polysilicon layer on the interfacial oxide layer, ~~wherein the second polysilicon layer is not in direct contact with the base region;~~  
the first polysilicon layer, the interfacial oxide layer and the second polysilicon layer forming a three layer structure extending at least over the entire emitter window.
2. (Original) The method of claim 1, wherein the emitter window is approximately .1 to .2  $\mu\text{m}$  wide.
3. (Original) The method of claim 1, wherein the first polysilicon layer is formed to a thickness of approximately 30 to 100  $\text{\AA}$ .
4. (Original) The method of claim 3, wherein the interfacial oxide layer is formed by exposing oxygen to the first polysilicon layer and annealing.
5. (Original) The method of claim 3, wherein the interfacial oxide is formed to a thickness of approximately 5 to 50  $\text{\AA}$ .
6. (Original) The method of claim 5, wherein the second polysilicon layer is formed to a thickness of approximately 500 to 5000  $\text{\AA}$  excluding the depth of the emitter window.

Appl. No. 09/928,914  
Amdt. Dated 02/09/2004  
Reply to Office Action of October 7, 2003

7. (Original) The method of claim 1, wherein forming the second polysilicon layer comprises ion-implanting dopants into the second polysilicon layer.

8. (Original) The method of claim 1, further comprising annealing after forming the second polysilicon layer to diffuse dopants from the polysilicon emitter and into the base region.

9. (Currently Amended) A polysilicon emitter in a semiconductor transistor having an emitter window area exposing a base region, comprising:

a first polysilicon layer covering at least the ~~exposed base region~~ emitter window area;  
an interfacial oxide layer ~~on~~ covering the first polysilicon layer within the emitter window area; and

a second polysilicon layer ~~on~~ covering the interfacial oxide layer within the emitter window area, ~~wherein the second polysilicon layer is not in direct contact with the base region;~~  
the foregoing structure being annealed to form the polysilicon emitter.

10. (Currently Amended) The structure polysilicon-emitter of claim 9, wherein the emitter window is approximately .1 to .2  $\mu\text{m}$  wide.

11. (Currently Amended) The structure polysilicon-emitter of claim 9, wherein the first polysilicon layer is less than approximately 100 Å thick.

12. (Currently Amended) The structure polysilicon-emitter of claim 11, wherein the interfacial oxide is less than approximately 50 Å thick.

13. (Currently Amended) The structure polysilicon-emitter of claim 12, wherein the second polysilicon layer is approximately 500 to 5000 Å thick excluding the depth of the emitter window.

14. (Currently Amended) A method of fabricating a bipolar transistor, comprising:  
forming a collector region within a substrate;  
forming a base region on the collector region;

Appl. No. 09/928,914  
Amdt. Dated 02/09/2004  
Reply to Office Action of October 7, 2003

forming an emitter dielectric layer on the base region;  
forming an opening through the emitter dielectric layer to form an emitter window  
exposing a portion of the base region;  
forming a first polysilicon layer within the emitter window ~~on at least the exposed base region;~~  
forming an interfacial oxide layer in an upper portion of the first polysilicon layer; and  
forming a second polysilicon layer on the interfacial oxide layer, ~~wherein the second polysilicon layer is not in direct contact with the base region;~~  
the first polysilicon layer, the interfacial oxide layer and the second polysilicon layer forming a three layer structure extending over the entire emitter window.

15. (Original) The method of claim 14, wherein the emitter window is approximately .1 to .2  $\mu\text{m}$  wide.

16. (Original) The method of claim 14, wherein the first polysilicon layer is formed to a thickness of approximately 30 to 100 Å.

17. (Original) The method of claim 16, wherein the interfacial oxide layer is formed by exposing oxygen to the first polysilicon layer and annealing.

18. (Original) The method of claim 16, wherein the interfacial oxide is formed to a thickness of approximately 5 to 50 Å.

19. (Original) The method of claim 17, wherein the second polysilicon layer is formed to a thickness of approximately 500 to 5000 Å excluding the depth of the emitter window.

20. (Original) The method of claim 14, wherein forming the second polysilicon layer comprises ion-implanting dopants into the second polysilicon layer.

Appl. No. 09/928,914  
Amdt. Dated 02/09/2004  
Reply to Office Action of October 7, 2003

21. (Original) The method of claim 14, further comprising annealing after forming the second polysilicon layer.

22. (Currently Amended) A bipolar transistor, comprising:  
a substrate having a collector region;  
a base region on the collector region;  
an oxide layer on the base region, the oxide layer having an opening therethrough to form an emitter window exposing a portion of the base region;  
a first polysilicon layer at least within the emitter window ~~and on at least the exposed base region;~~  
an interfacial oxide layer on the first polysilicon layer; and  
a second polysilicon layer on the interfacial oxide layer, ~~wherein the second polysilicon layer is not in direct contact with the base region;~~  
the first polysilicon layer, the interfacial oxide layer and the second polysilicon layer forming a three layer structure extending over the entire emitter window prior to annealing the transistor.

23. (Original) The bipolar transistor of claim 22, wherein the emitter window is approximately .1 to .2  $\mu\text{m}$  wide.

24. (Original) The bipolar transistor of claim 22, wherein the first polysilicon layer is less than approximately 100  $\text{\AA}$  thick.

25. (Original) The bipolar transistor of claim 24, wherein the interfacial oxide is less than approximately 50  $\text{\AA}$  thick.

26. (Original) The bipolar transistor of claim 25, wherein the second polysilicon layer is approximately 500 to 5000  $\text{\AA}$  thick excluding the depth of the emitter window.

27. (Previously Presented) The method of claim 1, wherein the first polysilicon layer is in direct contact with an intrinsic base region.

Appl. No. 09/928,914  
Amdt. Dated 02/09/2004  
Reply to Office Action of October 7, 2003

28. (Canceled)
29. (Previously Presented) The polysilicon emitter of claim 9, wherein the first polysilicon layer is in direct contact with an intrinsic base region.
30. (Canceled)
31. (Previously Presented) The method of claim 14, wherein the first polysilicon layer is in direct contact with an intrinsic base region.
32. (Canceled)
33. (Previously Presented) The transistor of claim 22, wherein the first polysilicon layer is in direct contact with an intrinsic base region.
34. (Canceled)
35. (New) A method of fabricating a polysilicon emitter in a semiconductor transistor having an emitter window exposing an intrinsic base region, the method comprising:  
forming a first polysilicon layer within the emitter window on at least the intrinsic base region;  
forming an interfacial oxide layer in an upper portion of the first polysilicon layer; and  
forming a second polysilicon layer on the interfacial oxide layer, wherein the first polysilicon layer is in direct contact with the intrinsic base region and the second polysilicon layer is not in direct contact with the base region.
36. (New) A polysilicon emitter in a semiconductor transistor having an emitter window exposing an intrinsic base region, comprising:  
a first polysilicon layer within the emitter window on at least the exposed intrinsic base region and in direct contact with the intrinsic base region;  
an interfacial oxide layer on the first polysilicon layer; and

Appl. No. 09/928,914  
Amdt. Dated 02/09/2004  
Reply to Office Action of October 7, 2003

a second polysilicon layer on the interfacial oxide layer, wherein the second polysilicon layer is not in direct contact with the intrinsic base region.

37. (New) A method of fabricating a bipolar transistor, comprising:  
forming a collector region within a substrate;  
forming an intrinsic base region on the collector region;  
forming an emitter dielectric layer on the extrinsic base region;  
forming an opening through the emitter dielectric layer to form an emitter window exposing a portion of the intrinsic base region;  
forming a first polysilicon layer within the emitter window on at least the exposed intrinsic base region and in direct contact with the intrinsic base region;  
forming an interfacial oxide layer in an upper portion of the first polysilicon layer; and  
forming a second polysilicon layer on the interfacial oxide layer, wherein the second polysilicon layer is not in direct contact with the intrinsic base region.

38. (New) A bipolar transistor, comprising:  
a substrate having a collector region;  
an intrinsic base region on the collector region;  
an oxide layer on the intrinsic base region, the oxide layer having an opening therethrough to form an emitter window exposing a portion of the intrinsic base region;  
a first polysilicon layer at least within the emitter window on at least the exposed intrinsic base region and in direct contact with the intrinsic base region;  
an interfacial oxide layer on the first polysilicon layer; and  
a second polysilicon layer on the interfacial oxide layer, wherein the second polysilicon layer is not in direct contact with the base region.

39. (New) The method of claim 1, wherein forming the second polysilicon layer comprises in-situ doping during polysilicon deposition.

40. (New) The method of claim 14, wherein forming the second polysilicon layer comprises in-situ doping during polysilicon deposition.